
面向神经网络加速的脉动阵列

技术规范

本设计旨在实现一个可参数化定义的脉动计算阵列,主要用于高效执行矩阵乘法和卷积神经网络的计算任务。该阵列支持配置矩阵大小和数据位宽,能够灵活适应不同应用需求。系统设计目标是在200MHz以上的工作频率下实现高性能计算。

- 可参数化定义: 支持多种矩阵大小和数据位宽的配置, 以适应不同的计算需求。
- 高性能: 在200MHz以上的工作频率下稳定运行,确保高效的数据处理能力。
- 模块化设计:采用模块化设计方法,便于维护和扩展。

总体设计



- 1. 能够运用脉动阵列原理准确计算矩阵乘法的正确结果。
- 2. 原始数据和中间计算结果的数据流动正确。
- 3. 在卷积神经网络的计算中能够连续输入图像数据进行计算

总体设计


性能要求:

• 使用55nm工艺库,设计电路工作频率为200Mhz以上,时序、面积、功耗尽可能平衡优化。

相关工具:

- 本设计采用smic 55nm工艺库,
- 采用Spyglass、VCS、Design Compiler、Formality、Prime Time等前端工具进行辅助设计、仿真验证。

总体设计




设计需求包括:

- PE子模块: 存放并处理权重数据,与输入数据进行乘法运算,加入加法结果后输出。
- 移位寄存器子模块:保存32位输入数据,按8位步长逐位输出低位。
- 状态机子模块:根据输入数据和权重,管理计算流程,生成控制信号,控制整个计算过程。

详细设计

PE




矩阵乘法器的单个计算核心

- 接受两个操作数与上层的计算结果进行计算
- 将正确结果继续向下层流动

详细设计

Shift Register



旨在解决存储器存储数据位宽和PE阵列数据输入位宽不匹配问题


通过添加移位寄存器,将存储器中同一个地址中存放的数据的不同字段拆分,按序输入到PE阵列的数据输入端口中

详细设计

FSM

控制整个计算过程的状态跳转

- 将整个计算过程分为:空闲、输入权重数据、输入图像数据、流动计算、计算完成五个状态
- 利用状态机输出每个状态的控制信号与标志信号



pe array.pe array(@1):FSM0:121:193:FSM

验证方案

```
// pe_array Parameters
                                                               array_rand array_in_rand = new();
parameter PERIOD = 10;
parameter ADDR_WIDTH = 32;
parameter ARRAY_SIZE = 4;
                                                               task initialize_array(output [MEM_WIDTH-1:0] initialize_out);
parameter DATA_WIDTH = 8;
parameter MEM_WIDTH = 32;
                                                                 if(i<ARRAY_SIZE) begin
                                                                   array in rand.randomize();
                                                                   initialize_out = array_in_rand.weigth_rand_in;
class array_rand;
  rand bit [31:0] weigth_rand_in;
                                                                   $display("Weigth Initialization %h", initialize_out);
  rand bit [31:0] data_rand_in;
                                                                 end
                                                                 if(i == ARRAY_SIZE) begin
endclass
                                                                   $display("***************);
initial begin
                                                                   initialize_out = 'h0;
  wait(rst_n);
                                                                 end
                                                                 if(i>=ARRAY_SIZE+1) begin
  array in rand.randomize();
  $display("*********************\n");
                                                                   initialize_out = array_in_rand.data_rand_in;
                                                                   $display("Data Initialization %h", initialize_out);
  repeat (2*ARRAY_SIZE+1)@(posedge clk) initialize_array(array_in_pe);
                                                                 end
                                                                 j++:
  $display("*************Initialization finished*************);
  endtask
```

- 使用随机约束仿真
- 利用task封装写入数据过程,写权重与写数据分先后写入

end

 在例化调用task时,可以使用repeat来重复调用任意次,大大提高了仿真效率。利用 System Verilog部分特性可以使仿真更加的直观与便捷。

验证方案

部分Makefile内容:

```
all :rvcs rsim rdve

rvcs :
    vcs -full64 -debug_access+all -sverilog -f ../script/filelist.f +incdir+../tb+ ../tb/tb.sv -timescale=1ns/1ps +memcbk -l vcs.log

rsim :
    ./simv -l sim.log

rdve :
    dve -vpd *.vpd -script *.tcl
```

• 为了仿真高效进行,使用DVE -script参数读取Session,可以快速的添加波形

RTL检查

spyglass.log successfully updated with goal summary

```
Generating moresimple report from './top/pe array/Design Read/spyglass.vdb' to './top/pe array/Design Read/spyglass reports/moresimple.rpt' ....
                                                                                       Generating runsummary report from './top/pe array/Design Read/spyglass.vdb' ....
SpyGlass Predictive Analyzer(R) - Version SpyGlass vL-2016.06
                                                                                       Generating no msg reporting rules report from './top/pe array/Design Read/spyglass.vdb' to './top/pe array/Design Read/spyglass reports/no msg re
Last compiled on May 20 2016
                                                                                       Policy specific data (reports) are present in the directory './top/pe array/Design Read/spyglass reports'.
All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
                                                                                       SpyGlass critical reports for the current run are present in directory './top/consolidated reports/pe array Design Read/'.
Technical support: email spyglass support@synopsys.com.
INFO [SPG#1044]: Running in batch mode...
                                                                                       Results Summary:
read file -type hdl ../../src/pe.v
read file -type hdl ../../src/pe array.v
                                                                                          Goal Run
                                                                                                                   Design Read
read_file -type hdl ../../src/shift reg din.v
                                                                                          Command-line read :
                                                                                                                  0 error,
                                                                                                                                0 warning,
                                                                                                                                               0 information message
current methodology: info: methodology is now `/home/synopsys/SpyGlass-L2016.06/SPYGLASS HOME
                                                                                          Design Read
                                                                                                           :
                                                                                                                  0 error,
                                                                                                                                0 warning,
                                                                                                                                               2 information messages
current goal: info: removed current goals (sg shell is now back to methodology scope)
                                                                                             Found 1 top module:
                  (selected methodology is \(\frac{1}{2}\)/home/synopsys/SpyGlass-L2016.06/SPYGLASS HOME/
                                                                                                pe array (file: ../../src/pe array.v)
current goal: info: loading goal 'Design Read' with top 'pe array' (in progress)
current goal: info: finished loading goal 'Design Read' (ok)
                                                                                          Blackbox Resolution:
                                                                                                                  0 error,
                                                                                                                                0 warning,
                                                                                                                                               0 information message
                                                                                          SGDC Checks
                                                                                                                  0 error,
                                                                                                                                               0 information message
                                                                                                                                0 warning,
        SpyGlass will run goal(s) 'Design Read'.
                                                                                          Total
                                                                                                                  0 error,
                                                                                                                                0 warning,
                                                                                                                                               2 information messages
RULE-CHECKING IN MIXED MODE
                                                                                         Total Number of Generated Messages
                                                                                                                                       2 (0 error, 0 warning, 2 Infos)
Loading spyglass (SpyGlass vL-2016.06) ... (picked from /home/synopsys/SpyGlass-L2016.06/SPYG
                                                                                         Number of Reported Messages
                                                                                                                                       2 (0 error, 0 warning, 2 Infos)
        ______
    Goal Violation Summary:
          Waived Messages:
                                                                                            0 Warnings,
                                                                                                                     0 Infos
                                                                      0 Errors,
                                                                                            0 Warnings,
                                                                                                                     2 Infos
           Reported Messages:
                                                  0 Fatals,
                                                                      0 Errors,
```

Generating data for Console...

SpyGlass Rule Checking Complete.

• 通过基本Goal之后,没有报错与警告,则说明设计造成隐患可能性较小

Goal Violation Summary可以看出:

功能仿真

使用VCS进行功能仿真

- 每个模块进行单独仿真
- 关键路径数据和时序检查
- 验证最终结果




经验证,所有数据通路、时序均符合预期,最终计算结果正确

覆盖率统计

使用VCS统计代码行覆盖率、状态机覆盖率和条件覆盖率

- 仿真激励覆盖全面
- 行覆盖率达到98.99%
- 状态机覆盖率为72.73%
- 条件覆盖率达到100%
- 所有未覆盖位置均为"default",在电路出现错误时起到复位作用



综合结果

部分Constraints

- 约束时钟周期为2.5ns
- 时钟偏斜为0.3ns
- 定义输入输出延迟

```
#*****************
create_clock -period 2.5 -name clk [get_ports "clk"]
set_clock_uncertainty 0.3 [get_clock clk]
set_input_delay -max 1.00 -clock clk [remove_from_collection [all_inputs] [get_ports "rst_n clk"]]
set_input_delay -min 0.00 -clock clk [remove_from_collection [all_inputs] [get_ports "rst_n clk"]]
set_output_delay -max 1.00 -clock clk [remove_from_collection [all_outputs]]
set_output_delay -min 0.00 -clock clk [remove_from_collection [all_outputs]]
#set_output_delay -max 1.00 -clock clk [remove_from_collection [all_outputs] [get_ports "clk_new"]]
#set_output_delay -min 0.00 -clock clk [remove_from_collection [all_outputs] [get_ports "clk_new"]]
#*****************
set_ideal_network [get_ports "clk"]
set_ideal_network [get_ports "rst_n"]
set_dont_touch_network [get_ports "clk"]
set_dont_touch_network [get_ports "rst_n"]
set_false_path -from [get_ports "rst_n"]
#****************
```

综合结果

жжыны кактыры к			U458/ZN	(NOR2HDV1)	0.07	0.40 r
Report : timing			U453/ZN	(CLKNAND2HDV1)	0.06	0.46 f
-path full			U439/ZN	(NOR2HDV1)	0.07	0.53 r
-delay max			U434/ZN	(CLKNAND2HDV1)	0.06	0.59 f
-max_paths 1				(NOR2HDV1)	0.07	0.66 r
Design : pe_array			U424/ZN	(CLKNAND2HDV1)	0.06	0.72 f
Version: 0-2018.06-SP1				(NOR2HDV1)	0.07	0.79 r
Date : Tue Jun 11 09:02:22 2024				(CLKNAND2HDV1)	0.06	0.85 f
**************************************				(NOR2HDV1)	0.07	0.92 r
				(CLKNAND2HDV1)	0.06	0.98 f
Operating Conditions: tt v1p2 25c L	ibrary: scc55	nll hd rvt tt v1p2 25c basic		(NOR2HDV1)	0.07	1.05 r
Wire Load Model Mode: top	-			(CLKNAND2HDV1)	0.06	1.11 f
				(NOR2HDV1)	0.07	1.18 r
Startpoint: fsm cnt reg 0				(CLKNAND2HDV1)	0.06	1.24 f
(rising edge-triggered flip-flop clocked by clk)				(NOR2HDV1)	0.07	1.31 r
Endpoint: fsm_cnt_reg_31_				(CLKNAND2HDV1)	0.06	1.37 f
(rising edge-triggered fl	ip-flop clock	ed by clk)		(NOR2HDV1)	0.07	1.44 r
Path Group: clk				(CLKNAND2HDV1)	0.06	1.50 f
Path Type: max				(NOR2HDV1)	0.07	1.57 r
				(CLKNAND2HDV1)	0.06	1.63 f
Point	Incr	Path		(NOR2HDV1)	0.07	1.70 r
				(CLKNAND2HDV1)	0.06	1.76 f
clock clk (rise edge)	0.00	0.00		(NOR2HDV1)	0.07	1.83 r
clock network delay (ideal)	0.00	0.00		(CLKNAND2HDV1)	0.05	1.88 f
fsm_cnt_reg_0_/CK (DRNQHDV1)	0.00	0.00 r		(CLKXOR2HDV2)	0.07	1.96 r
fsm_cnt_reg_0_/Q (DRNQHDV1)	0.17	0.17 r		reg 31 /D (DRNQHDV1)	0.00	1.96 r
U528/ZN (NAND2HDV0)	(NAND2HDV0) 0.05 0.22 f			rival time	0.00	1.96
U505/ZN (NOR2HDV1)	0.05	0.27 r	uata ai	TVat time		1.90
U479/ZN (CLKNAND2HDV1)	0.05	0.33 f	-11	The Andrew Laboratory	2.50	2.50
U458/ZN (NOR2HDV1)	0.07	0.40 r		lk (rise edge)	2.50	2.50
U453/ZN (CLKNAND2HDV1)	0.06	0.46 f		etwork delay (ideal)	0.00	2.50
U439/ZN (NOR2HDV1)	0.07	0.53 r		ncertainty	-0.30	2.20
U434/ZN (CLKNAND2HDV1)	0.06	0.59 f		reg_31_/CK (DRNQHDV1)	0.00	2.20 r
U428/ZN (NOR2HDV1)	0.07	0.66 r		setup time	-0.07	2.13
U424/ZN (CLKNAND2HDV1)	0.06	0.72 f		quired time		2.13
U419/ZN (NOR2HDV1)	0.07	0.79 r				
U413/ZN (CLKNAND2HDV1)	0.06	0.85 f		quired time		2.13
U405/ZN (NOR2HDV1)	0.07	0.92 r	data ar	rival time		-1.96
U403/ZN (CLKNAND2HDV1)	0.06	0.98 f				
U395/ZN (NOR2HDV1)	0.07	1.05 r	slack (f	MET)		0.17
U389/ZN (CLKNAND2HDV1)	0.06	1.11 f				

在经过约束之后

可以通过DC时序报告看出:

综合阶段频率可以达到400MHz, 最长路径建立时间符合约束。

综合结果

Hierarchical	area	${\tt distribution}$

	Global cell				Ì	
Hierarchical cell	Absolute Total	Percent Total	Combi- national	Noncombi- national	Black- boxes	Design
pe_array	10624.3198	100.0	1478.6800	1129.5200	0.0000	pe_array
рех в реувире	464.6466	3.8	242.7600	161.2880	0.8086	pe DATA WIDTH8 15
pex0 pey1 u pe	453.3200	4.3	292.0400	161.2880	0.0000	pe DATA WIDTHS 14
pe x 0 pe y 2 u pe	453.3200	4.3	292.0400	161.2800	0.0000	pe DATA WIDTHS 13
pe_x_0_pe_y_3_u_pe	453.3280	4.3	292.0400	161.2800	0.0000	pe_DATA_WIDTH8_12
pe_x 1 pe_y 8 u pe	464.6466	3.8	242.7600	161.2800	0.0000	pe DATA WIDTHS 11
pe x 1 pe y 1 u pe	453.3200	4.3	292.0400	161.2800	0.0000	pe DATA WIDTHS 10
pe x 1 pe y 2 u pe	453.3200	4.3	292.0400	161.2800	0.0000	pe DATA WIDTHS 9
pe x 1 pe y 3 u pe	453.3200	4.3	292.0400	161.2800	0.0000	pe DATA WIDTH8 8
pe_x_2_pe_y_8_u_pe	464.6466	3.8	242.7600	161.2800	0.0000	pe_DATA_WIDTH8_7
pe_x_2pe_y_1u_pe	453.3200	4.3	292.8408	161.2800	0.8080	pe_DATA_WIDTH8_6
pe_x_2pe_y_2u_pe	453.3200	4.3	292.0400	161.2800	0.0000	pe_DATA_WIDTH8_5
pe_x_2pe_y_3u_pe	453.3200	4.3	292.0400	161.2800	0.0000	pe_DATA_WIDTH8_4
pe_x_3pe_y_θu_pe	341.3200	3.2	233.8000	107.5200	0.0000	pe_DATA_WIDTH8_3
pe_x_3pe_y_1u_pe	397.0400	3.7	289.5200	107.5200	0.8080	pe_DATA_WIDTH8_2
pe_x_3pe_y_2u_pe	395.9200	3.7	288.4000	107.5200	0.0000	pe_DATA_WIDTH8_1
pe_x_3pe_y_3u_pe	395.9200	3.7	288.4000	107.5200	0.0000	pe_DATA_WIDTH8_0
shift_reg_in_0u_shift_reg_din	298.4800	2.8	83.4400	215.0400	0.0000	shift_reg_din_DATA_WIDTH8_MEM_WIDTH32_:
shift_reg_in_1u_shift_reg_din	298.4800	2.8	83.4400	215.0400	0.0000	shift_reg_din_DATA_WIDTH8_MEM_WIDTH32_:
shift_reg_in_2u_shift_reg_din	298.4800	2.8	83.4400	215.0400	0.0000	shift_reg_din_DATA_WIDTH8_MEM_WIDTH32_:
shift_reg_in_3u_shift_reg_din	298.4880	2.8	83.4400	215.0400	0.0000	shift_reg_din_DATA_WIDTH8_MEM_WIDTH32_0
Total			6269.2000	4355.1199	0.0000	

在经过约束之后

可以通过DC面积报告看出:

- 综合阶段使用55nm工艺库
- 面积为10624.3198um^2
- 共有16个pe cell, 4个shift_reg
 cell

静态时序分析

```
...........
                                                                                U443/ZN (M0R2H0V1)
                                                                                                                                          4.87 *
                                                                                                                                                     0.52 m
                                                                                U436/ZN (CLKNAND2HDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     9.50 f
Report : timing
      path_type_full
                                                                                U429/ZN (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     0.65 r
      delay_type_max
                                                                                U423/ZM (CLKMAND2HDV1)
                                                                                                                                                     0.71 f
                                                                                                                                          9.06 *
      -max_paths 1
                                                                                LH17/ZN (MOR2HOV1)
                                                                                                                                          4.97 *
                                                                                                                                                     9 - 79 m
      -mort by stack
                                                                                U415/ZM (CLKMAND2MDV1)
                                                                                                                                          0.00 *
                                                                                                                                                     0.84 f
besign : pe array
                                                                                U408/ZM (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     0.91 m
Version: 0-2018.06-5P1
                                                                                                                                          0.06 *
                                                                                U401/ZN (CLKMAND2HDV1)
                                                                                                                                                     -9 - 97 - 1
Date : Tue Jun 11 09:44:54 2024
                                                                                                                                          0.07 *
                                                                                U398/ZM (MOR2HOV1)
                                                                                                                                                     1.05 m
U394/ZN (CLKMAND2MDV1)
                                                                                                                                          0.06 1
                                                                                                                                                     1.10 f
                                                                                U383/ZN (MOR2HOV1)
                                                                                                                                          4.67 *
                                                                                                                                                     1.18 \text{ c}
                                                                                U362/ZN (CLKMAND2HDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     1.24 f
 Startpoint: fsm_flag_reg_0
                                                                                U356/ZM (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     1.31 \text{ m}
              (rising edge-triggered flip-flop clocked by clk)
                                                                                U349/ZM (CLKMAND2WDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     1.37 f
  Endpoint: fam flag reg 31
                                                                                U344/ZM (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     1.44 m
               (rising edge-triggered flip-flop clocked by clk)
                                                                                U342/ZM (CLKMAND2MDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     1.50 f
  Path Group: clk.
                                                                                U332/ZN (MOR2H0V1)
                                                                                                                                          4.67 *
                                                                                                                                                     1.57 m
 Path Type: max
                                                                                U325/ZN (CLKMAND2HDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     1.63 f
                                                                                U323/ZM (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     1.70 /
 Point
                                                        Incr
                                                                   Path
                                                                                U318/ZM (CURMAND2HDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     1.76 f
                                                                                U311/ZM (MOR2HOV1)
                                                                                                                                          0.07 *
                                                                                                                                                     1.00 r
  clock clk (rise edge)
                                                        0.40
                                                                   9.00
                                                                                U302/ZM (CLKMAND2HDV1)
                                                                                                                                          0.05 *
                                                                                                                                                     1.88 f
 clock network delay (ideal)
                                                        0.00
                                                                   0.00
                                                                                U738/Z (CLKXXXR2HDV2)
                                                                                                                                          0.08 *
                                                                                                                                                     1.96 r
  fsm flag reg 0 /CK (DRMQHOV1)
                                                        0.00
                                                                   0.00 7
  fsm_flag_reg_0_/0 (DEMOHOV1)
                                                                                U297/Z (ADZ2HDV1)
                                                                                                                                          0.06 *
                                                                                                                                                     2 - 92 m
                                                        9.36
                                                                   9.36 F
                                                                                fsm_flag_reg_31_/0 (DFNQHDV1)
                                                                                                                                          0.00 *
                                                                                                                                                     Z=0.2-\Gamma
  US49/ZN (CLK94AN02HBV1)
                                                        0.40.3
                                                                   9.21 f
                                                                                                                                                     2.02
  US07/ZN (N0P2H0V1)
                                                        0.06 3
                                                                   0.27 m
                                                                                data arrival time
  UMS4/ZN (CLKMAN02WBV1)
                                                        0.05 4
                                                                   0.32 f
 UH61/2N (MOR2HOV1)
                                                        0.47 4
                                                                   0.39 r
                                                                               clock clk (rise edge)
                                                                                                                                          2.50
                                                                                                                                                     2.59
  U450/ZN (CLKNANGZHEVI)
                                                        9.46 *
                                                                   9,45 f
                                                                                clock network delay (ideal)
                                                                                                                                          0.00
                                                                                                                                                     2.50
                                                        0.07 *
  U44372N (NOR2HOV1)
                                                                   0.52 #
                                                                                clock reconvergence pessimism
                                                                                                                                          0.00
                                                                                                                                                     2 - 50
                                                        0.06 *
  U436/ZN (CLKMAN02MBV1)
                                                                   9.58 f
                                                                                                                                                     2 - 29
                                                                                clock uncertainty
                                                                                                                                         -9.39
                                                        0.07 *
  UM29/ZN (MOR2HOV1)
                                                                   0.65 0
                                                                                fsm flag reg 31 /CK (DRNOHOV1)
                                                                                                                                                     2.29 r
  U4237ZN (CLKMAN02HDV1)
                                                        9.46 1
                                                                   0.71 f
                                                                                Library setup time
                                                                                                                                                     2 - 13
  U417/ZN (MORZHOV1)
                                                        9,97 *
                                                                   9.78 8
                                                                                data required time
                                                                                                                                                     2 - 13
  U415/ZN (CLKNANUZMDV1)
                                                        0.00 %
                                                                   0.04 f
 UH00/ZN (MORZHOVI)
                                                        0.07 *
                                                                   0.91 r
  LM01/ZN (CLKMAN02HBV1)
                                                        0.46 5
                                                                   9-97 1
                                                                                data required time
                                                                                                                                                     2 - 13
                                                                                                                                                     -2 - 62
  U398/ZN (MOR2HOV1)
                                                        9.47 *
                                                                   1.45 F
                                                                                data arrival time
  US947ZN (CLKMAN0ZHDV1)
                                                        9.96 1
                                                                   1.10 f
  U383/ZN (NOP2H0V1)
                                                        0.07 *
                                                                   1.18 \text{ m}
                                                                                slack (MET)
                                                                                                                                                     0.11
 U362/ZN (CLKMAN02MBV1)
                                                        9.46 *
                                                                   3.24 f
```

进行PT静态时序分析

使用sdc文件作为约束进行静态时序分析

- 综合阶段频率可以达到400MHz
- 最长路径建立时间符合约束。

形式化验证

******************************** Verification Results ************************** Verification SUCCEEDED Reference design: r:/WORK/pe array Implementation design: 1:/WORK/pe array 714 Passing compare points Passing (equivalent) 714 Failing (not equivalent) fm shell (verify)> report unmatched points Report : unmatched points Reference : r:/WORK/pe array Implementation : i:/WORK/pe_array Version : K-2015.06-SP1 Date : Tue Jun 11 14:12:41 2024 ********************************** No unmatched points.

用Formality进行形式化验证

检查RTL和Netlist文件的一致性

- verification结果成功
- 所有比较点均匹配

感谢聆听